



UNIVERSITÀ  
DEGLI STUDI  
DI UDINE

Università degli studi di Udine

Operation and Design of Ferroelectric FETs for a BEOL Compatible Device Implementation

*Original*

*Availability:*

This version is available <http://hdl.handle.net/11390/1220065> since 2022-09-12T12:37:58Z

*Publisher:*

Editions Frontieres

*Published*

DOI:10.1109/ESSDERC53440.2021.9631764

*Terms of use:*

The institutional repository of the University of Udine (<http://air.uniud.it>) is provided by ARIC services. The aim is to enable open access to all the world.

*Publisher copyright*

(Article begins on next page)

# Operation and Design of Ferroelectric FETs for a BEOL Compatible Device Implementation

Daniel Lizzit and David Esseni

DPIA, University of Udine, via delle Scienze 206, 33100 Udine, Italy

e-mail: daniel.lizzit@uniud.it

## Abstract

We present a study based on numerical simulations and comparative analysis of recent experimental data concerning the operation and design of FeFETs. Our results show that a proper consideration of charge trapping in the ferroelectric-dielectric stack is indispensable to reconcile simulations with experiments, and to attain the desired hysteretic behavior of the current-voltage characteristics. Then we analyze a few design options for polysilicon channel FeFETs and, in particular, we study the influence of the channel thickness and doping concentration on the memory window, and on the ratio between the polarization dependent, high and low resistance state.

© 2021 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

<https://ieeexplore.ieee.org/document/9631764>

## 1 Introduction

The slowing down of the CMOS geometrical scaling has steered the electron devices research to new functionalities for novel computational paradigms, as well as to the energy efficiency [1, 2]. In particular, there is a growing interest for memristors capable of multiple resistance levels, that have intriguing

applications in crossbar arrays for artificial deep neural networks [3], and in hybrid memristive-CMOS circuits for neuromorphic computing [4, 5].

The discovery of ferroelectricity in hafnium oxides opened new perspectives for ferroelectric CMOS devices [6], with applications ranging from negative capacitance transistors [7, 8], to non volatile memories and memristors [9, 10]. In particular, Ferroelectric FETs (FeFETs) with multiple resistance levels have been already reported in an industrial technology [11]. However, in order to unleash the potentials of FeFETs as synaptic devices, a Back-End-Of-Line (BEOL) compatible device architecture is in high demand. In fact the BEOL fabrication of FeFETs right on top of CMOS circuits holds the promise for great advantages in terms of performance and energy dissipation.

Because the polarization switching dynamic in FeFETs and the involved charge components are still debated [12–14], the operation and design of BEOL compatible FeFETs is still a stimulating and challenging research topic.

We here present a simulation based study that first investigates the operation of experimentally reported FeFETs [11], and then leverages the physical insight to discuss, on a sound ground, the design of BEOL compatible FeFETs.

## 2 Ferroelectric models and calibration

Device simulations were carried out using the Sentaurus-Device (S-Device) TCAD tool relying on drift-diffusion transport models and accounting for polarization effects within the Ginzburg–Landau–Khalatnikov framework [15].

We here assume the total polarization to be separated into the spontaneous polarization  $P_S$  and a background contribution [16, 17], described by the dielectric permittivity of the ferroelectric material. Because thin Hf-based ferroelectrics are typically in a polycrystalline state, and TEM/SEM images evidence grains that have a fairly uniform polarization [18–20], in our simulations we also introduced ferroelectric grains separated by a 5Å thick oxide, which is consistent with the size of the domain wall region reported in [21].

The calibration of Landau’s anisotropic constants  $\alpha$ ,  $\beta$  and  $\gamma$  has been performed by comparing simulations against experimental data for an MFM capacitor. In Fig.1 we show the total polarization  $P_T = P_S + \epsilon_0 \epsilon_r E_F$  in the  $x$  direction and obtained under quasi-static triangular voltage ramps from -3 to +3V. To include the grain to grain variability for the  $\alpha$ ,  $\beta$  and  $\gamma$  parameters in such large area devices, we considered a normal distribution




Figure 1: Total polarization  $P_T$  in a 10 nm Si doped  $\text{HfO}_2$  MFM capacitor. Simulations were obtained with 100 ferroelectric grains and for different values of  $\sigma_{E_c}$ . Landau's coefficients for the coercive field  $E_{C,0}$  (i.e. for  $\sigma_{E_c}=0$ ) are  $\alpha=-5.37\times 10^8$  m/F,  $\beta=9.62\times 10^8$  m<sup>5</sup>/(FC<sup>2</sup>),  $\gamma=9.59\times 10^{10}$  m<sup>9</sup>/(FC<sup>4</sup>). The relative dielectric permittivity of the ferroelectric oxide is  $\epsilon_{r,F}=30$  [24]. The tilting of the polarization switching branch depends on the dispersion of the coercive field. Experiments are from [25].

of the coercive field around the mean value ( $E_{C,0}$ ) with standard deviation  $\sigma_{E_c}$ . The resistivity for the ferroelectric switching employed in simulations is  $\rho=30$   $\Omega\cdot\text{m}$  [26], resulting in a time constant  $\tau=\rho/2|\alpha|=28$  ns such that the ferroelectric operates in quasi-static conditions for all the bias waveforms explored in this paper. We see in Fig.1 that a fairly good agreement with experimental results is obtained for  $\sigma_{E_c}=0.4E_{C,0}$ .

### 3 Operation of experimentally reported Fe-FETs

We here report an analysis of the experimental results recently reported for fully depleted SOI FeFETs based on a silicon doped  $\text{HfO}_2$  ( $\text{Si:HfO}_2$ ) [11, 25, 27]; a sketch of the device is shown in Fig.2. Our main goal is to reproduce the qualitative features of the measured  $I_{DS}-V_{GS}$  curves, so as




Figure 2: Sketch of the simulated FeFET. The gate length is  $L_G=24$  nm and it is simulated by using 4 grains of 6 nm length. The thickness of the Si:HfO<sub>2</sub> and of the interfacial SiO<sub>2</sub> layer are  $t_F=10$ nm and  $t_{IL}=1$ nm, respectively [25,27]. The silicon channel has a thickness  $t_{ch}=6$  nm, while the SiO<sub>2</sub> back oxide is 30nm thick. Each ferroelectric grain of length 6 nm is separated by the other grains by a 5 Å thick non ferroelectric oxide with the same relative permittivity of the Si:HfO<sub>2</sub> ferroelectric. The source and drain n-doping are  $5 \times 10^{20}$  cm<sup>-3</sup> and the Si channel is undoped.

to gain an understanding of the device operation that will be used in Sec.4 for the design of BEOL compatible FeFETs. In order to describe the mobility in the fully depleted SOI transistors we used the thin-layer mobility model [15,22], that accounts for the mobility degradation due to the vertical electric field, and also for the scattering due to random fluctuations of the channel thickness and to surface phonons [15,23]. In Fig.3 we compare the simulated and experimental  $I_{DS}$  versus  $V_{GS}$  curves [11]. The simulations neglecting any trapped charge (either at the ferroelectric-dielectric interface or in the dielectrics) exhibit essentially no hysteresis (red triangles), which is in stark disagreement with experiments; the lack of hysteresis is confirmed in corresponding  $P_S$  versus  $V_{GS}$  curve in Fig.4(a). We could find the onset of a very limited hysteretic behaviour by enlarging the simulated  $V_{GS}$  swing well above the 3V swing used in experiments (not shown), but still the hysteresis is much smaller than in the measured  $I_{DS}$ - $V_{GS}$  curve.

In order to understand and overcome this large discrepancy between simulations and experiments we recall the experimental results in [12], which combined quasi-static split C-V measurements with Hall measurements to demonstrate that in bulk FeFETs only a small fraction of the ferroelectric




Figure 3: (left)  $I_{DS}-V_{GS}$  at a  $V_{DS}$  of 50mV consistent with the experiments from [11]. Simulations obtained with and without border traps. Experimental results have been horizontally shifted to ease comparison against simulations. The inset shows the forward and backward quasi-static gate sweeps used in simulations with a slew rate of  $\approx 1\text{V/s}$  and peak-to-peak value of 3V consistently with experiments [11]. (right) Acceptor and donor border traps with uniform density energy distribution in the  $\text{SiO}_2$  IL as used throughout this work.  $D_{it,acc}=8\times 10^{20}\text{ eV}^{-1}\text{cm}^{-3}$  and  $D_{it,don}=4\times 10^{20}\text{ eV}^{-1}\text{cm}^{-3}$ . Traps are also uniformly distributed across the 1nm thick IL.




Figure 4: (a) Spontaneous polarization as a function of the gate voltage. (b) Semiconductor electron density obtained by integrating the volumetric free electrons in the channel and by dividing for the channel length.

polarization can be compensated by the free-carriers in the transistor channel, whereas most of the charge stems from trapping in the interfacial layer or at the ferroelectric-dielectric interface. In our simulation setup we described the charge trapping by using border traps in the interfacial SiO<sub>2</sub> layer (IL) oxide. Such traps are assumed to exchange carriers with the transistor channel via the tunnelling, as described by the Nonlocal Tunneling model accounting for both elastic and inelastic phonon-assisted processes [15].

Because we feel that there is no unique combination of traps that can be inferred from a comparison to experiments, after several tests we pragmatically opted for a simulation setup consisting of a donor and acceptor type trap density that is spatially and energetically uniform in the interfacial layer (see the sketch in Fig.3).

The influence of traps is illustrated in Fig.3, where a hysteretic window in the  $I_{DS}$ - $V_{GS}$  curve comparable to experimental results can eventually be obtained (blue squares). In fact the trapped charge in the IL oxide tends to partly compensate the ferroelectric polarization, thus reducing the depolarization and opening a hysteresis loop, that can be also seen in the  $P_S$ - $V_{GS}$  plot reported in Fig.4(a).

The inclusion of border traps in the IL helps reconcile simulations with experiments in several respects. In the absence of traps, the ferroelectric polarization results in unphysically large carrier inversion densities (see Fig.4(b)), and in a huge electric field in the IL (not shown). In the presence of traps, instead, the channel inversion density becomes much smaller than the trapped charge, which is in qualitative agreement with the findings in [12].

By comparing Fig.4(b) and 3 one can see that the strong reduction of inversion density caused by the inclusion of traps does not lead to a commensurate  $I_{DS}$  reduction. This is because the border traps reduce the transverse electric field in silicon, which improves the mobility and partly compensates for the loss of inversion charge.

We finally notice that the steps in the simulated  $I_{DS}$  versus  $V_{GS}$  curves in Fig.3 are due to the switching of a single ferroelectric grain. This effect is most probably exaggerated by the 2D simulation setup (here employed to reduce the computational burden), which neglects the multiple conduction paths possibly occurring in an actual 3D device.

## 4 Design of BEOL compatible FeFETs

In this section we consider different design options for a polysilicon channel FeFET compatible with a BEOL integration, whose device structure is illustrated in Fig.5. Our analysis will be carried out by employing the same trap




Figure 5: Cross sectional view of the simulated FeFET with  $L_G=150\text{nm}$  and  $t_{ch}=40\text{nm}$ . The polycrystalline ferroelectric oxide consists of 25 grains with a length of 6 nm and a 5 Å-thick spacer between each grain has been used. Anisotropic constants were obtained with  $\sigma_{EC}=0.4E_{C,0}$  consistently with Fig.1. The IL  $\text{SiO}_2$  is 1 nm thick. Source and drain donor doping concentrations are  $5 \times 10^{20}\text{cm}^{-3}$ , whereas the channel acceptor/donor doping ranges between  $10^{16}$  and  $10^{18}\text{cm}^{-3}$ . The silicon back oxide has a thickness  $t_{BOX}=200\text{nm}$ .

distributions as for the SOI FeFET in Sec.3, that ensure a hysteretic  $I_{DS}-V_{GS}$  curve irrespective of the device thickness and channel doping concentration (see also Figs.6, 7).

We studied both a depletion and an enhancement mode version of the device in Fig.5, and for both options we considered channel doping concentrations ranging from  $10^{16}\text{cm}^{-3}$  up to  $10^{18}\text{cm}^{-3}$  and two different channel thicknesses, namely  $t_{ch}=40$  and 80 nm. For the polysilicon thin-film channel we assumed a constant carrier mobility of  $10\text{cm}^2/\text{Vs}$  [28]. The channel length is  $L_G=150\text{nm}$  and we studied the  $I_{DS}$  and resistance  $R_{DS}=V_{DS}/I_{DS}$  at  $V_{DS}=50\text{mV}$ . The carrier mobility and the longitudinal field ( $V_{DS}/L_G$ ) are such that velocity saturation effects are negligible for the results of this section. In Fig.6 we see that large doping concentrations in the depletion-mode FeFETs tend to increase  $I_{DS}$  and, as expected, to reduce the  $I_{DS}$  modulation between the forward and backward quasi-static gate sweep. On the other hand the size of the memory window is approximately insensitive to the doping concentration. This is because the  $P_S$  versus  $V_{GS}$  hysteresis loop is mainly governed by the border traps in the IL, and it is thus fairly independent of the channel doping concentration, as illustrated in the inset of Fig.6. Fig.7 shows that the  $P_S$  hysteresis loop is independent of the channel doping concentration even in the enhancement-mode polysilicon FeFETs. In these latter devices, however, a large doping reduces the  $I_{DS}$  values and en-






Figure 6:  $I_{DS}$ - $V_{GS}$  curves for a depletion-mode FeFET and for different channel doping concentrations for a quasi-static gate sweep with  $V_{GS}$  from -3 to +3V. The channel thickness is  $t_{ch}=40\text{nm}$ . Results are shown either in linear or in semilogarithmic scales and for  $V_{DS}=50\text{mV}$ .




Figure 7:  $I_{DS}$ - $V_{GS}$  curves for an enhancement-mode FeFET and for different channel doping concentrations for a quasi-static gate sweep with  $V_{GS}$  from -3 to +3V. The channel thickness is  $t_{ch}=40\text{nm}$ . Results are shown either in linear or in semilogarithmic scales and for  $V_{DS}=50\text{mV}$ .




Figure 8: HRS/LRS ratio as a function of the channel doping and channel thickness and for enhancement- and depletion-mode FeFETs.

larges the  $I_{DS}$  modulation between the forward and backward quasi-static  $V_{GS}$  sweep.

The simulation results in Figs.6 and 7 were then used to determine the high resistive state (HRS) and low resistive state (LRS) value, evaluated at  $V_{DS}=50\text{mV}$  and  $V_{GS}$  of 1.75V, namely at the  $V_{GS}$  value approximately corresponding to the center of the  $I_{DS}$  memory window. The ratio between the HRS and the LRS are reported in Fig.8 for the different design options. As it can be seen, for the depletion-mode FeFET the high channel doping concentrations reduce the HRS over LRS ratio. Moreover, the HRS over LRS ratio is smaller for the 80nm thick channel. This can be explained in terms of the effective thickness of the conductive channel that, for depletion-mode FETs, increases with  $t_{ch}$ .

Fig.8 also shows that for the enhancement-mode FeFETs the resistance modulation is less sensitive to  $t_{ch}$ , because in enhancement-mode transistors the current is carried by the electron inversion layer.

The large HRS/LRS ratios in Fig.8 suggest that a large number of intermediate resistance levels may be accommodated in the devices, particularly in the enhancement-mode FeFETs. A systematic investigation of this latter aspect, however, would require to explore also the use of a fast, pulsed read operation [11], which goes beyond the quasi static regime considered so far, and actually beyond the scope of the present work.

## 5 Conclusions

We have investigated through numerical simulations and comparisons to experiments the ferroelectric switching in FeFETs and the resulting device operation. We found that the trapping in the ferroelectric-dielectric stack plays a crucial role for the polarization switching and thus for the hysteresis of the  $I_{DS}$ - $V_{GS}$  characteristics. Then we used such a physical insight to explore on a sound ground the design of BEOL compatible FeFETs with a thin polysilicon channel. While our present results have been limited to a quasi static operation, an extension to pulsed read conditions is an important extension that we foresee to undertake in the near future.

**Acknowledgments** This work was supported by the European Union through the BeFerroSynaptic project (GA:871737).

## References

- [1] A.C. Seabaugh, and Q. Zhang, "Low-Voltage Tunnel Transistors for Beyond CMOS Logic", *Proc. of IEEE*, vol. 98, n. 12, pp.2095-2110, 2010.
- [2] D. Esseni, M. Pala, P. Palestri, C. Alper, and T. Rollo, "A review of selected topics in physics based modeling for tunnel field-effect transistors" *Semicond. Science and Techn.*, vol. 32, p. 083005, 2017
- [3] S. Ambrogio *et al.*, "Equivalent-accuracy accelerated neural-network training using analogue memory", *Nature*, vol.558, pp.60-67, 2018.
- [4] Shimeng Yu, "Neuro-inspired computing with emerging nonvolatile memories", *Proc. of IEEE*, vol. 106, n. 2, p.260, 2018.
- [5] E. Chicca, and G. Indiveri, "A recipe for creating ideal hybrid memristive-CMOS neuromorphic processing systems", *Appl. Phys. Lett.*, vol. 116, p. 120501, 2020.
- [6] T. S. Böske, J. Müller, D. Bräuhäus, U. Schröder, and U. Böttger, *Proceed. of IEDM*, "Ferroelectricity in hafnium oxide: CMOS compatible ferroelectric field effect transistors", pp.24.5.1-24.5.4, 2011.
- [7] S. Salahuddin, and S. Datta, "Use of Negative Capacitance to Provide Voltage Amplification for Low Power Nanoscale Devices", *Nano Letters*,

Vol.8, No. 2, 2008.

- [8] T. Rollo, F. Blanchini, G. Giordano, R. Specogna, and D. Esseni "Stabilization of negative capacitance in ferroelectric capacitors with and without a metal interlayer", *Nanoscale* 2020, vol. 12, pp.6121–6129
- [9] T. Mikolajick *et al.*, "Next Generation Ferroelectric Memories enabled by Hafnium Oxide", *Proceed. of IEDM*, pp. 15.5.1-15.5.4, 2019.
- [10] S. Slesazek, and T. Mikolajick, "Nanoscale resistive switching memory devices: a review", *Nanotechnology*, vol. 30, p. 352003, 2019.
- [11] H. Mulaosmanovic *et al.*, "Impact of Read Operation on the Performance of HfO<sub>2</sub>-Based Ferroelectric FETs", *IEEE Electron Device Letters*, pp.294-297, 2020.
- [12] K. Toprasertpong, M. Takenaka, and S. Takagi, "Direct Observation of Interface Charge Behaviors in FeFET by Quasi-Static Split C-V and Hall Techniques: Revealing FeFET Operation", *IEDM* 2019
- [13] K. Toprasertpong, Z.-Y. Lin, T.-E. Lee, M. Takenaka, and S. Takagi, "Asymmetric Polarization Response of Electrons and Holes in Si FeFETs: Demonstration of Absolute Polarization Hysteresis Loop and Inversion Hole Density over  $2 \times 10^{13} \text{ cm}^{-2}$ ", *IEEE Symposium on VLSI Technology* 2020
- [14] S. Deng *et al.*, "Examination of the Interplay Between Polarization Switching and Charge Trapping in Ferroelectric FET", *Proceed. of IEDM*, 2020
- [15] Synopsys Inc., Sentaurus Device User Guide, Q-2019.12.
- [16] A. K. Tagantsev, G. Gerra, and N. Setter, "Short-range and long-range contributions to the size effect in metal-ferroelectric-meta heterostructures", *Phys. Rev. B*, 77, 174111, 2008.
- [17] C. H. Woo, and Y. Zheng, "Depolarization in modeling nano-scale ferroelectrics using the Landau free energy functional", *Appl. Phys. A*, 91, 59–63, 2008

- [18] H. Mulaosmanovic *et al.*, "Switching Kinetics in Nanoscale Hafnium Oxide Based Ferroelectric Field-Effect Transistors", *ACS Appl. Mater. Interfaces*, 9, 3792-3798, 2017
- [19] M. H. Park *et al.*, "Surface and grain boundary energy as the key enabler of ferroelectricity in nanoscale hafnia-zirconia: a comparison of model and experiment", *Nanoscale*, 9, 9973, 2017.
- [20] F. P. G. Fengler *et al.*, "Domain Pinning: Comparison of Hafnia and PZT Based Ferroelectrics", *Adv. Electron. Mater.*, 3, 1600505, 2017.
- [21] M. Hoffmann, M. Pešić, S. Slesazek, U. Schroeder and T. Mikolajick, "On the stabilization of ferroelectric negative capacitance in nanoscale devices", *Nanoscale*, 10, 10891, 2018.
- [22] S. Reggiani, E. Gnani, A. Gnudi, M. Rudan, and G. Baccarani, "Low-Field Electron Mobility Model for Ultrathin-Body SOI and Double-Gate MOSFETs With Extremely Small Silicon Thicknesses", *IEEE Trans. on Electron Devices*, VOL. 54, NO. 9, 2007.
- [23] D. Esseni, P. Palestri, and L. Selmi, *Nanoscale MOS Transistors: Semi-Classical Transport and Applications*. Cambridge: Cambridge University Press., 2011.
- [24] J. Muller, P. Polakowski, S. Mueller, and T. Mikolajick, "Ferroelectric Hafnium Oxide Based Materials and Devices: Assessment of Current Status and Future Prospects", *ECS J. Solid State Sci. Technol.*, 4, N30, 2015
- [25] M. Trentzsch *et al.*, "A 28nm HKMG super low power embedded NVM technology based on ferroelectric FETs" *Proceed. of IEDM*, pp.294-297, 2015.
- [26] M. Kobayashi, N. Ueyama, K. Jang, and T. Hiramoto, "Experimental study on polarization-limited operation speed of negative capacitance FET with ferroelectric HfO<sub>2</sub>", *Proceed. of IEDM*, pp.314-317, 2016.
- [27] S. Dünkel *et al.*, "A FeFET based super-low-power ultra-fast embedded NVM technology for 22nm FDSOI and beyond", *Proceed. of IEDM*, 2017.
- [28] N. Lifshitz, and S. Luryi, "Enhanced Polysilicon Channel Mobility in Thin Film Transistors", *IEEE Trans. on Electron Devices*, vol.15, n.8, 1994