An improved, more complete strategy for latch-up testing of CMOS ICs is proposed in order to take into account important effects that have been neglected by standard procedures, but which are shown to reduce considerably the circuit resistance to latch-up. These phenomena include interactions among carriers injected by different p-n-p-n structures, voltage drops on power supply and ground lines caused by output pin load currents, and effects of power supply voltage and chip heating. All experiments with regard to this work have been performed by means of automatic test equipment, which provides the possibility of completely controlling the circuit state and operating conditions during testing
An improved procedure to test CMOS ICs for Latch-up
SELMI, Luca;
1990-01-01
Abstract
An improved, more complete strategy for latch-up testing of CMOS ICs is proposed in order to take into account important effects that have been neglected by standard procedures, but which are shown to reduce considerably the circuit resistance to latch-up. These phenomena include interactions among carriers injected by different p-n-p-n structures, voltage drops on power supply and ground lines caused by output pin load currents, and effects of power supply voltage and chip heating. All experiments with regard to this work have been performed by means of automatic test equipment, which provides the possibility of completely controlling the circuit state and operating conditions during testingFile | Dimensione | Formato | |
---|---|---|---|
1990_09_ITC_Menozzi_ImprovedProcedureCMOS.pdf
non disponibili
Tipologia:
Documento in Post-print
Licenza:
Non pubblico
Dimensione
505.96 kB
Formato
Adobe PDF
|
505.96 kB | Adobe PDF | Visualizza/Apri Richiedi una copia |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.