Single- and double-gate SOI MOS structures for future ULSI: a simulation study