Performance optimization in Si/SiGe heterostructure FETs