This paper presents a novel hysteresis phenomenon induced in the latch-up I-V characteristics of CMOS structures by three dimensional effects producing strongly bias dependent non-uniformities in the current lateral distribution. This behavior has been experimentally reproduced in a lumped element circuit, and a suitable model is presented.
Three dimensional distribution of Latchup current in scaled CMOS structures
SELMI, Luca;SANGIORGI, Enrico;
1987-01-01
Abstract
This paper presents a novel hysteresis phenomenon induced in the latch-up I-V characteristics of CMOS structures by three dimensional effects producing strongly bias dependent non-uniformities in the current lateral distribution. This behavior has been experimentally reproduced in a lumped element circuit, and a suitable model is presented.File in questo prodotto:
Non ci sono file associati a questo prodotto.
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
