In this paper, FinFET stacks consisting of mixed three- (3T) and four-terminal (4T) devices are analyzed in terms of leakage. A novel figure of merit is introduced, and closed-form leakage models are derived. Analytical results are used to derive simple design criteria to minimize the leakage by properly mixing 3T and 4T devices in transistor stacks. The comparison with a bulk technology shows that properly designed FinFET circuits are able to reduce the leakage by one or two orders of magnitude.

Design and evaluation of mixed 3T-4T FinFET stacks for leakage reduction

ESSENI, David;SELMI, Luca
2009-01-01

Abstract

In this paper, FinFET stacks consisting of mixed three- (3T) and four-terminal (4T) devices are analyzed in terms of leakage. A novel figure of merit is introduced, and closed-form leakage models are derived. Analytical results are used to derive simple design criteria to minimize the leakage by properly mixing 3T and 4T devices in transistor stacks. The comparison with a bulk technology shows that properly designed FinFET circuits are able to reduce the leakage by one or two orders of magnitude.
2009
9783540959472
File in questo prodotto:
File Dimensione Formato  
2008_09_PATMOS_Agostinelli_DesignEvaluationMixed.pdf

non disponibili

Tipologia: Documento in Post-print
Licenza: Non pubblico
Dimensione 840.44 kB
Formato Adobe PDF
840.44 kB Adobe PDF   Visualizza/Apri   Richiedi una copia

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11390/862231
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo

Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 2
  • ???jsp.display-item.citation.isi??? 0
social impact