This paper investigates a mixed-signal fixed frequency digital voltage-mode controller for dc-dc converters. Switch turn-on is determined by system clock, while switch turn-off is determined asynchronously by comparing a signal proportional to the derivative of the output voltage and the voltage ramp driven by the digital-to-analog converter (DAC). One of the most important features is that the derivative action of the proportional-integral-derivative (PID) voltage-mode controller is inherently obtained by a combination of the analog front-end and the hard-wired digital logic, without requiring the numerical computation of the derivative action nor analog reactive elements (capacitors), which are usually needed for the derivative action in the analog domain and which are critical for the IC controller integration. Moreover, as compared to conventional digital approaches based on analog-to-digital converters (ADCs) and digital pulsewidth modulators (DPWMs), the phase-lag due to the uniformly sampled DPWM and due to the output voltage sampling is avoided, thus improving phased margin at the crossover frequency where the derivative contribution is usually prevailing. This property potentially enables faster controllers with improved dynamic response, breaking bandwidth limitation of conventional digital control architectures. The proposed control architecture is also effective from the IC point of view, since it is based on a DAC, a simple analog front-end, including a sample and hold, a comparator and an operational amplifier, and low digital signal-processing requirement ( gates). Simulation and experimental results on a 1.2 V-20 A synchronous buck converter confirm the properties of the proposed solution

Mixed-Signal Voltage-Mode Control for DC DC Converters With Inherent Analog Derivative Action

SAGGINI, Stefano;
2008-01-01

Abstract

This paper investigates a mixed-signal fixed frequency digital voltage-mode controller for dc-dc converters. Switch turn-on is determined by system clock, while switch turn-off is determined asynchronously by comparing a signal proportional to the derivative of the output voltage and the voltage ramp driven by the digital-to-analog converter (DAC). One of the most important features is that the derivative action of the proportional-integral-derivative (PID) voltage-mode controller is inherently obtained by a combination of the analog front-end and the hard-wired digital logic, without requiring the numerical computation of the derivative action nor analog reactive elements (capacitors), which are usually needed for the derivative action in the analog domain and which are critical for the IC controller integration. Moreover, as compared to conventional digital approaches based on analog-to-digital converters (ADCs) and digital pulsewidth modulators (DPWMs), the phase-lag due to the uniformly sampled DPWM and due to the output voltage sampling is avoided, thus improving phased margin at the crossover frequency where the derivative contribution is usually prevailing. This property potentially enables faster controllers with improved dynamic response, breaking bandwidth limitation of conventional digital control architectures. The proposed control architecture is also effective from the IC point of view, since it is based on a DAC, a simple analog front-end, including a sample and hold, a comparator and an operational amplifier, and low digital signal-processing requirement ( gates). Simulation and experimental results on a 1.2 V-20 A synchronous buck converter confirm the properties of the proposed solution
File in questo prodotto:
File Dimensione Formato  
04484950.pdf

non disponibili

Tipologia: Altro materiale allegato
Licenza: Non pubblico
Dimensione 1.64 MB
Formato Adobe PDF
1.64 MB Adobe PDF   Visualizza/Apri   Richiedi una copia

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11390/882395
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo

Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 15
  • ???jsp.display-item.citation.isi??? 15
social impact