We present a novel non-volatile memory cell architecture, which remarkably improves injection efficiency overconventional channel hot electron programming. We show how this superior performance can be traded to achieve either lowvoltage-low power or high-speed operation. The cell concept is validated by means of numerical device simulations. Criteriafor device optimization are also discussed.
BipFLASH: a Novel Non-Volatile Memory Cell Concept for High Speed - Low Power Applications
ESSENI, David;SELMI, Luca
2001-01-01
Abstract
We present a novel non-volatile memory cell architecture, which remarkably improves injection efficiency overconventional channel hot electron programming. We show how this superior performance can be traded to achieve either lowvoltage-low power or high-speed operation. The cell concept is validated by means of numerical device simulations. Criteriafor device optimization are also discussed.File in questo prodotto:
| File | Dimensione | Formato | |
|---|---|---|---|
|
2001_11_MEE_Esseni_BipFlashNovelNonVolatile.pdf
solo utenti autorizzati
Descrizione: 2001_11_MEE_Esseni_BipFlashNovelNonVolatile
Tipologia:
Documento in Post-print
Dimensione
186.48 kB
Formato
Adobe PDF
|
186.48 kB | Adobe PDF | Visualizza/Apri Richiedi una copia |
|
2001_11_MEE_Esseni_BipFlashNovelNonVolatile.pdf
solo utenti autorizzati
Descrizione: 2001_11_MEE_Esseni_BipFlashNovelNonVolatile
Dimensione
186.48 kB
Formato
Unknown
|
186.48 kB | Unknown | Visualizza/Apri Richiedi una copia |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
