Low-voltage high-performance III-V semiconductor MOSFETs for advanced CMOS nodes: impact of strain and interface traps