Tunnel FETs are perceived as promising emerging devices to improve the energy efficiency of CMOS integrated circuits. This paper presents results and discussions about some selected topics concerning the working principles and design options of Tunnel FETs, which we believe will play an important role in the development and optimization of these transistors in the near term future.
Challenges and opportunities in the design of Tunnel FETs: materials, device architectures, and defects
ESSENI, David;M. G. Pala;REVELANT, Alberto;PALESTRI, Pierpaolo;SELMI, Luca;
2014-01-01
Abstract
Tunnel FETs are perceived as promising emerging devices to improve the energy efficiency of CMOS integrated circuits. This paper presents results and discussions about some selected topics concerning the working principles and design options of Tunnel FETs, which we believe will play an important role in the development and optimization of these transistors in the near term future.File in questo prodotto:
| File | Dimensione | Formato | |
|---|---|---|---|
|
2014_Esseni_Challenges and opportunities in the design of.pdf
non disponibili
Tipologia:
Documento in Post-print
Licenza:
Non pubblico
Dimensione
2.12 MB
Formato
Adobe PDF
|
2.12 MB | Adobe PDF | Visualizza/Apri Richiedi una copia |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
